



PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Edward Y. CHANG et. al.
Serial No: 10/699,839
Filed: November 4, 2003
For: Growth of GaAs Epitaxial Layers On Si Substrate By Using
A Novel GeSi Buffer Layer
Atty Dkt: CHAN3228/EM

Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

Pursuant to Rule 37 C.F.R. §1.51(b), §1.56, §1.97, and §1.98, this Information Disclosure Statement is submitted in the above-identified patent application. A listing of documents to be published on the face of any patent granted from this application is submitted herewith on Form PTO-1449. Any other documents or information submitted for consideration by the Examiner are listed in this paper.

This Information Disclosure Statement is submitted prior to the mailing date of the first Office Action on the merits received by Applicant in the above identified application.

The Examiner is requested to acknowledge consideration of the information provided in this paper in accordance with prescribed procedures.

Please charge any additional fees or credit any overpayments in connection with this paper to Deposit Account No. 02-0200.

Respectfully submitted,


Eugene Mar
Registration No. 25,893

Date: March 31, 2004

BACON & THOMAS, PLLC
625 Slaters Lane, 4th Floor
Alexandria, Virginia 22314
Telephone: (703) 683-0500



B/O Form PTO-1449 U.S. Department of Commerce Patent and Trademark Office Information Disclosure Statement by Applicant	Atty. Docket Number CHAN3228/EM	Serial Number 10/699,839
	Applicant Edward Y. CHANG et. al.	
	Filing Date November 4, 2003	Group Unassigned

U.S. Patent Documents

Examiner Initial	Document Number	Date	Patentee/Applicant	Class	Subclass	Filing Date if Appropriate
	5,959,308	09/28/1999	Shichijo et. al.			01/29/1993
	5,879,962	03/09/1999	DePuydt et. al.			12/13/1995
	5,473,174	12/05/1995	Ohsawa			11/28/1994
	5,308,444	05/03/1994	Fitzgerald, Jr. et. al.			05/28/1993
	5,438,951	08/08/1995	Tachikawa et. al.			12/20/1993
	5,238,869	08/24/1993	Shichijo et. al.			07/27/1992
	5,183,776	02/02/1993	Lee			08/03/1989
	5,141,893	08/25/1992	Ito et. al.			02/20/1991
	6,291,321	09/18/2001	Fitzgerald			03/09/1999
	6,107,635	08/22/2000	Palathingal			06/11/1998

Foreign Patent Documents

Examiner Initial	Document Number	Publication Date	Country/Agency	Class	Subclass	Translation	
						Yes	No

Other Documents (Including Author, Title, Date, Pertinent Pages, Place of Publication, Etc.)

	J. A. Carlin et. al., <i>Impact of GaAs buffer thickness on electronic quality of GaAs grown on graded Ge/GeSi/Si substrates</i> , April 2000, American Institute of Physics, Applied Physics Letters, Vol. 76, No. 14, pp. 1884-1886.
	R. D. Bringans et. al., <i>Use of ZnSe as an interlayer for GaAs growth on Si</i> , July 1992, American Institute of Physics, Applied Physics Letters, Vol. 61, No. 2, pp. 195-197.
	J. Arokiasari et. al., <i>High-quality GaAs on Si substrate by the epitaxial lift-off technique using SeS₂</i> , December 1999, American Institute of Physics, Applied Physics Letters, Vol. 75, No. 24, pp. 3826-3828.
	C. Kadow et. al., <i>Subpicosecond carrier dynamics in low-temperature grown GaAs on Si substrates</i> , October 1999, American Institute of Physics, Applied Physics Letters, Vol. 75, No. 17, pp. 2575-2577.
	Y. R. Xing et. al., <i>Growth of high quality gallium arsenide on HF-etched silicon (001) by chemical beam epitaxy</i> , April 1993, American Institute of Physics, Applied Physics Letters, Vol. 62, No. 14, pp. 1653-1655.
	Michael Y. Frankel et. al., <i>Integration of low-temperature GaAs on Si substrates</i> , January 1993, American Institute of Physics, Applied Physics Letters, Vol. 62, No. 3, pp. 255-257.

Examiner	Date Considered
----------	-----------------

EXAMINER: Initial if citation is considered, whether or not citation is in conformance with MPEP 609; Draw a line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.